The extension of optical lithography to 32nm and beyond is made possible by Double Patterning Techniques (DPT) at critical levels of the process flow. The ease of DPT implementation is hindered by increased significance of critical dimension uniformity and overlay errors. Diffraction-based overlay (DBO) has shown to be an effective metrology solution for accurate determination of the overlay errors associated with double patterning [1, 2] processes. In this paper we will report its use in litho-freeze-litho-etch (LFLE) and spacer double patterning technology (SDPT), which are pitch splitting solutions that reduce the significance of overlay errors. Since the control of overlay between various mask/level combinations is critical for fabrication, precise and accurate assessment of errors by advanced metrology techniques such as spectroscopic diffraction based overlay (DBO) and traditional image-based overlay (IBO) using advanced target designs will be reported. A comparison between DBO, IBO and CD-SEM measurements will be reported. . A discussion of TMU requirements for 32nm technology and TMU performance data of LFLE and SDPT targets by different overlay approaches will be presented.
INTRODUCTION
The manufacture of ever-shrinking devices by optical lithography is approaching the theoretical limit of single-exposure 193nm optical lithography. Double patterning (DPT) has emerged as a promising enhancement technique to reduce the smallest possible dimension in the pattern on the wafer. However, when two lithography steps are used in DPT then pattern placement enters into CD control and layer-to-layer overlay accuracy must be much tighter than in more conventional single pattern steps. For example, the ITRS [3] target at the 32nm DRAM node for overlay errors in singlepatterned lithography steps is 6nm, with the corresponding budget for metrology errors being 1.3nm. The process budget is reduced to 1.1nm for double lithography DPT steps, requiring an overlay metrology uncertainty of 0.2nm.
The most advanced IBO tools are operating at TMU levels of 1nm. Advanced overlay target designs, such as Blossom [4, 5] and in-chip targets [6] address the accuracy of overlay estimates using linear models and measurements within the scribe lines rather than device locations. However, the requirement of sub-nanometer TMU in overlay measurement for DPT remains a considerable challenge.
Recent advances in lithography metrology for advanced patterning have led to the proposal of three different pitch splitting technologies (figure 1). The original Litho-Etch-Litho-Etch method (LELE, figure 1(a)) requires very tight overlay control and is both very expensive and slow, making alternative methods attractive.
The first alternative process flow is Litho-Freeze-Litho-Etch (LFLE), which reduces the processing cost by replacing the intermediate etch step with a process step in the litho track ( figure 1 (b) ). After exposing the first pattern, the resist is coated with a freezing material and the wafer is baked to freeze the resist. The excess freezing material is removed using a developer, a second resist layer is added and the second exposure is done. The freezing material also prevents the first resist layer from washing away from the second resist layer solvent during etching. This technique allowed 32nm node In spacer double patterning (SPDT, figure 1(c)) a spacer film is formed on the sidewalls of pre-patterned features. Etching removes all the material of the original pattern, leaving only the spacer material. Since there are two spacers for every line, the line density has now doubled. The spacer approach is unique in that with one lithographic exposure the pitch can be halved indefinitely with a succession of spacer formation and pattern transfer processes. This conveniently avoids the serious issue of overlay between successive exposures. The spacer lithography technique has most frequently been applied in patterning fins for FinFETs. 
Figure 1. Various double patterning schemes
Although LELE is the most demanding, all of these techniques require tighter overlay control than conventional single patterning [3] , and hence measurement of overlay with much less uncertainty than would otherwise be the case. As technology transitions toward the 32nm and 22nm nodes using these methods there is serious concern about the capability of the metrology solutions that will be available, both in process development and production control.
Scatterometry has been proposed as an alternative to IBO techniques. Bischoff et al. proposed measuring overlay using the diffraction efficiencies of the first diffracted orders [7] . Chun-Hung Ko used angular scatterometry combined with an experimental library to determine the overlay error on ADI stacks with intermediate poly-silicon lines [8] . H.-T. Huang et al. used spectra from reflection symmetry gratings and a rigorous coupled-wave analysis (RCWA) regression approach to calculate the overlay error [9] . W. Yang et al. [10] and D. Kandel et al. [11] used arrays of specially constructed pads with programmed offsets to determine overlay without the need for model fitting. These DBO methods have the potential to meet the demanding overlay metrology budget for sub-32nm technology nodes. In our previous paper [12, 13] we have shown that Diffraction-Based Overlay (DBO) using three or four pads per measured axis is a capable overlay metrology solution for LELE process steps. In this paper, we will explore the advantages of LFLE and SDPT in reducing the importance of overlay errors and DBO in performing precise and accurate overlay measurements. In Section 2 we briefly describe spectroscopic scatterometry and the general principle of our DBO approach. In Section 3 we present data from the LFLE DPT application. Section 4 summarizes the DBO performance of LFLE and extrapolates it to SDPT.
SPECTROSCOPIC SCATTEROMETRY
We use spectroscopic scatterometry to determine overlay errors between stacked periodic structures (e.g., gratings). In this study we use near-normal incidence spectroscopic scatterometry for DBO measurements. In this technique, broadband linearly polarized light is incident perpendicular to the wafer surface and the zero-order diffracted signal (spectrum) is measured as a function of wavelength. Figure 2 shows a typical hardware configuration. At normal incidence, different reflectance spectra can be measured for various angles of polarization with respect to the periodic structure. For the present work we used a Nanometrics 9010T NI-OCD optical head to obtain either TE or TM spectra. A specific advantage of using polarized light is that it provides enhanced sensitivity as both the amplitude and phase differences between the TE and TM spectra can be measured.
Figure 2. The figure shows a typical hardware set up for a normal incidence scatterometer (a) spectroscopic reflectometry, (b) normal incidence reflection, and (c) TE TM data acquisition modes Spectra are obtained from pads, each of which has a gratings patterned in both the layers for which overlay is being measured (figure 3). The gratings in each pad are overlaid but by design shifted with respect to each other. Spectra from pads with shifts of equal magnitude but opposite direction are identical due to reflection symmetry:
Here R(x 0  , λ) is the reflectance spectrum from one pad as a function of wavelength λ and shift +x 0 . The difference spectra (ΔR(λ)=R(+x 0 ,λ) -R(-x 0 ,λ)) from two pads with shifts +x 0 and -x 0 is zero in the absence of noise in the measuring tool. A small overlay error shifts both upper gratings in the same direction and breaks the symmetry. The resulting differential spectrum is proportional to the direction and magnitude of the overlay error:
Here, ε is the overlay error, x 0 is the offset bias, and we have applied a Taylor expansion of the reflectance around x 0 . Given the differential spectrum we can now calculate the shift by comparing the measured differential spectrum, ΔR, to a shift of x 0 +δ  is designed into a third pad, then within the linear-response range the difference between its spectrum and that from the +x 0 pad is:
Equation (3) provides the calibration required to calculate the overlay error, ε: From equation (4), the ratio ΔR(λ)/ΔR'(λ) must be independent of λ. This arises from our assumption that ε is small and only applies in the linear-response range where this assumption holds.
Equation (4) shows that we can measure overlay in one direction using a minimum of three pads with suitably defined offsets. In practice four pads are often used, with an additional calibration pad with offset -x 0 -δ, because the additional data available improves precision and provides a check that the overlay error is within the linear response range. To measure overlay in two directions, two sets of gratings are required, the second with the gratings rotated by 90° from the first. All our measurements were in both X&Y directions, and we will refer to 2x3 and 2x4 target arrays to indicate whether three or four pads were used to measure in each axis.
We will also use the nomenclature CD/pitch to indicate the designed CD and pitch of the gratings in each target. For example 65/300 means CD=65nm and pitch=300nm. All the pads used in one target use the same CD and pitch for the gratings at both layers. 
LITH-FREEZE-LITHO-ETCH EXPERIMENTAL DATA

Sampling plan
Standard image based overlay (IBO) measurements were made using box-in-box targets. Scatterometry (DBO) and SEM data were collected using the DBO pads in each target. The sampling plan for TIS and precision measurements includes five targets per field and 9 fields per wafer, which is typical of overlay control recipes in production use, and 20 repeated measurement cycles.
Theoretical Prediction
We calculated theoretical spectral response curves and static precision for the LFLE DPT stack with NANODIFFRACT TM (Nanometrics scatterometry software). The modeled LFLE stack was built on silicon with BARC and two resist lines were patterned on top. The simulated spectra were used to predict the stack response over the overlay range of interest.
Static precision was predicted using the model in two ways. The first of this used analysis of measurement covariance's as described by Vagos et al [16] , and which we refer to as the "Uncertainty and Sensitivity Analysis" method (U&SA). In the second method realistic noise was introduced into the simulated DBO spectra for all four pads and static precision determined as if the spectra were obtained experimentally.
The predicted static precision for the LFLE stack was 0.24nm (3σ) using the U&SA method and 0.30nm by the second method.
Measured spectra
In this section we present the experimental data obtained for the LFLE stack shown in figure 1(b) . Figure 5 (a) shows representative spectra from the same pad in targets covering the observed range of overlay errors. Figure 5(b) shows the measured TE spectral response from each pad in one target (top) and the corresponding difference spectra (bottom). The measured overlay in this example was 2.6nm. 
Spectral response to overlay
The lower plot in figure 5 (b) shows the measured spectral response to overlay in the difference spectra from the programmed reflection-symmetry grating pads (Equation 2). The model response is constructed using both calibration pads in the 2x4 DBO target.
Figure 5(b) shows good agreement between the calibration and measured responses despite the relatively high noise in each data point. The noise is high because overlay has a relatively small influence on the spectrum from each pad. The effect of noise is reduced significantly in the fitting process because of the relatively large number (over 800) of data points, so that the final fit signal to noise ratio in the example shown here is over 50.
Measurement accuracy: Correlation between DBO, CD-SEM, and IBO a. Correlation with IBO
To test the accuracy of the DBO technique we compared the results to IBO measurements from nearby BiB targets. The linear fit to the BiB data for the 110/660 targets exhibited an offset of 1.82nm compared to -0.01nm for the 65/390 targets. We have observed a similar effect in LELE DPT stack DBO measurements, with an offset of 7.9nm using relatively isolated lines in 80/990nm pads [1] .
b. Correlation with SEM
The CD-SEM image in figure 7 shows 
Performance analysis of DBO target types
In this section we discuss performance variation between various target types. Specifically we consider two target types -2x4 and 2x3 targets (see definitions of target types in Section 2). Table 1 . Reference and signal DBO pads used for 2x3 and 2x4 targets Figure 9 shows excellent correlation between measured overlay with these 2 types of targets.
(a) (b)
Figure 9. Correlation plots between DBO targets with 3 pads and 4 pads shows excellent correlation (a) correlation plot of CD/Pitch (65/390) (33 fields) (b) correlation plot of CD/Pitch (110/660) (33 fields)
The precision results with these two target types are shown in table 2. The results are the RMS precision from 45 sites with 20 dynamically repeated measurements at each site. The precision on the 2x3 targets is a factor of ~1.1 higher than that on the 2x4 target because of the number of reference spectra used in the 2x4 algorithm is double the number used for the 2x3 target algorithm. We used 3 pad spectra from the same set of data collected from 4 pads DBO analysis. Although the precision increased by a factor of 10%, time per measurement is improved by 25%. Table 2 . RMS precision summary for 2x3 and 2x4 DBO pads on LFLE stack.
DBO performance comparison: Precision, TIS, Matching, and TMU
Measurement uncertainty (TMU) was calculated from the measurement data using equation (5). Short-term (dynamic) precision (DYNP) is the Root-Mean-Square (RMS) of three times the standard deviation of the 20-cycle measurements at each target, and combines static precision (occurring without any movement within the tool) and the effects of target reacquisition. TIS3σ T is three times the standard deviation of the TIS in the measurements at each target. Where three tools are available, site-by-site matching (TM) is included. TM is three times the standard deviation of the difference in the average measurement from each tool at the same location. When comparing DBO with IBO measurements we calculated the TMU without including the matching contribution (TM) shown in equation (5) 
These results are summarized in Table 3 for the LFLE DPT application. DBO dynamic precision was less than 0.2nm and TMU less than 0.5nm. Average TIS was under 0.1nm.
Matching data was also obtained for the DBO measurements on this stack using three tools (with similar 9010T optical heads). Although no calibrations or adjustments were performed in order to improve matching, we obtained excellent tool matching results of less than 0.06 and 0.14 for X and Y. This is because the empirical multi-pad DBO approach uses the same hardware to collect all the data used in the measurement, and the method of equation (4) Table 3 . Performance summary of DBO on LFLE stack.
SPACER DOUBLE PATTERNING MEASUREMENT
Spacer 1 st layer patterning
In this section we present the results from first layer patterning by SDPT. The experimental TE and TM spectral data obtained for this stack ( figure 10(a) ) was fitted to modeled spectra. Figure 10(b) shows the modeled and sample data. Although the stack used in this study was not optimized, the agreement between the modeled and actual spectrum confirms the validity of the stack and model in study. The SEM image in figure 10(c) shows the spacer formation. . The measured bottom CD is around 48nm for layer 1 spacers. Although the spacer structures are expected to be identical for both layer 1 and layer2, the CD may vary depending on the application. The model fitting data (figure 10(a)) is consistent with uniform spacer formation across the wafer. The spacer width at the bottom is 42.5 +/-1nm and SWA is 72.3 +/-0.2 deg.
Extrapolation to the spacer 2 nd Layer patterning of the DPT
Although we were unable to complete processing of the spacer 2 nd layer, we are able to predict the second spacer layer patterning characteristics using simulation data. Since the static precision predicted in section 3.2 was consistent with the experimental data in table 3, predictions for the double layer SDPT case should also be valid. The excellent fit between modeled and experimental TETM spectra in figure 11(b) further supports the validity of this approach.
The final SDPT stack after completion of the patterning steps is shown in figure 11 . For LFLE and LELE, both patterning steps are done on the same layer. In the case of spacer, the first patterning step is done on L1 (STI+DPT) and second patterning step is done on L2 (WL + DPT) with programmed offset. The CD of the two spacers can be different. The simulated TETM spectra for the spacer stack in figure 11(a) shows sensitivity across the spectral region. The TETM spectral response to overlay shift in figure 11(b) is linear for overlay up to 25% of the grating pitch. We have shown that the multi-pad empirical diffraction-based overlay (DBO) technique is capable of control of overlay in optical lithography processes using double patterning (DPT). We have considered two different double patterning processes: a freeze DPT layer on BARC; and a spacer DPT layer.
We have demonstrated the linear response of the difference spectra to overlay errors using experimental data. We have previously shown that the range of linear response is large, on the order of ±70nm for LELE DPT structure [1] . We evaluated the accuracy of this technique by showing good agreement between DBO, traditional image-based overlay (IBO) targets (box-in-box) and overlay calculated from CD-SEM data While we observed good correlation and linearity between DBO and IBO for both 65/390 and 110/660 DBO targets, the regression offset was approximately zero in the case of the 65/390 DBO targets but ~1.82nm for the 110/660 targets. We have observed a similar offset of ~7nm in our prior studies of LELE DPT study [1] . Dusa et al. [13] reported a similar offset of ~5nm between IBO and CD-SEM measurements for a DPT application. The DBO and CD-SEM results for the 110/660 targets had good linearity and much smaller intercept in X.
We also tested various DBO targets (2x4 and 2x3 pad targets) for their performance [1] . We see a marginal loss of precision in moving to a 2x3 pad target (<10%) and expect an increase in MAM time (>25%).
The DBO measurements have near-zero TIS. TMU (including tool-to-tool matching) is less than 0.5nm for the Freeze process. The overlay errors determined by DBO (4 pad measurement) correlated against modeled DBO (2 pad measurement) presented in a separate paper [15] further confirms the validity and suitability of the DBO overlay measurements 1 for the DPT processes. The predicted static precision of 0.24nm and 0.3nm was close to the observed RMS dynamic precision results (<=0.2), showing that model simulation and U&SA [16] or noise analysis can provide useful information about TMU even before wafers are printed.
We also reported a study of spacer DBO targets for SDPT processes. Although we could not complete the study of layer 2 (experimental data collection), we presented layer 1 results and predictions for the spacer layer 2 stack. The spacer layer 1 experimental and model fitting data showed the formation of spacers uniformly across the wafer with small variation in BCD and spacer bottom width. This data combined with a model-based analysis of TMU for this process leads us to expect good TMU from DBO measurements of this stack.
Smith et. al. [14] discussed other sources of measurement error which can be reduced by increased sampling, particularly within the device area. This is not such a problem for measurements in the scribe lines, where with superior TMU to IBO methods. The multi-pad DBO approach is a good method of overlay process control, especially if combined with in-chip measurements using an alternative technique [6] .
